Wed, 12 Jun 2024 20:30:52 UTC | login

Information for RPM iverilog-10.3-3.fc33.riscv64.rpm

ID567264
Nameiverilog
Version10.3
Release3.fc33
Epoch
Archriscv64
SummaryIcarus Verilog is a verilog compiler and simulator
DescriptionIcarus Verilog is a Verilog compiler that generates a variety of engineering formats, including simulation. It strives to be true to the IEEE-1364 standard.
Build Time2020-03-28 06:22:45 GMT
Size2.05 MB
8c0f85eedd709c4a17a0e8f2a1f9c3e0
LicenseGPLv2
Buildrootf33-build-133629-41408
Provides
iverilog = 10.3-3.fc33
iverilog(riscv-64) = 10.3-3.fc33
Obsoletes No Obsoletes
Conflicts No Conflicts
Requires
/usr/bin/sh
ld-linux-riscv64-lp64d.so.1()(64bit)
ld-linux-riscv64-lp64d.so.1(GLIBC_2.27)(64bit)
libbz2.so.1()(64bit)
libc.so.6()(64bit)
libc.so.6(GLIBC_2.27)(64bit)
libdl.so.2()(64bit)
libdl.so.2(GLIBC_2.27)(64bit)
libgcc_s.so.1()(64bit)
libgcc_s.so.1(GCC_3.0)(64bit)
libgcc_s.so.1(GCC_3.4)(64bit)
libhistory.so.8()(64bit)
libm.so.6()(64bit)
libm.so.6(GLIBC_2.27)(64bit)
libpthread.so.0()(64bit)
libpthread.so.0(GLIBC_2.27)(64bit)
libreadline.so.8()(64bit)
libstdc++.so.6()(64bit)
libstdc++.so.6(CXXABI_1.3)(64bit)
libstdc++.so.6(CXXABI_1.3.8)(64bit)
libstdc++.so.6(CXXABI_1.3.9)(64bit)
libstdc++.so.6(GLIBCXX_3.4)(64bit)
libstdc++.so.6(GLIBCXX_3.4.11)(64bit)
libstdc++.so.6(GLIBCXX_3.4.15)(64bit)
libstdc++.so.6(GLIBCXX_3.4.20)(64bit)
libstdc++.so.6(GLIBCXX_3.4.21)(64bit)
libstdc++.so.6(GLIBCXX_3.4.9)(64bit)
libz.so.1()(64bit)
libz.so.1(ZLIB_1.2.0)(64bit)
rpmlib(CompressedFileNames) <= 3.0.4-1
rpmlib(FileDigests) <= 4.6.0-1
rpmlib(PayloadFilesHavePrefix) <= 4.0-1
rpmlib(PayloadIsZstd) <= 5.4.18-1
rtld(GNU_HASH)
Recommends No Recommends
Suggests No Suggests
Supplements No Supplements
Enhances No Enhances
Files
Page:
1 through 50 of 130 >>>
Name Size descending sort
/usr/lib64/ivl/ivl2.25 MB
/usr/bin/vvp1.10 MB
/usr/lib64/libveriuser.a481.77 KB
/usr/lib64/ivl/vhdlpp440.45 KB
/usr/lib64/ivl/system.vpi367.63 KB
/usr/lib64/ivl/vhdl.tgt274.29 KB
/usr/lib64/ivl/vvp.tgt154.87 KB
/usr/lib64/ivl/vlog95.tgt130.36 KB
/usr/include/ivl_target.h92.24 KB
/usr/lib64/ivl/stub.tgt69.36 KB
/usr/lib64/ivl/pcb.tgt61.36 KB
/usr/lib64/ivl/ivlpp53.06 KB
/usr/share/doc/iverilog/examples/des.v46.81 KB
/usr/bin/iverilog45.04 KB
/usr/lib64/ivl/cadpli.vpl40.76 KB
/usr/lib64/ivl/blif.tgt40.52 KB
/usr/lib64/ivl/sizer.tgt24.20 KB
/usr/include/vpi_user.h21.23 KB
/usr/lib64/ivl/v2009.vpi19.43 KB
/usr/share/doc/iverilog/ieee1364-notes.txt19.38 KB
/usr/share/licenses/iverilog/COPYING17.67 KB
/usr/share/doc/iverilog/README.txt17.40 KB
/usr/lib64/ivl/v2005_math.vpi15.78 KB
/usr/share/doc/iverilog/netlist.txt13.33 KB
/usr/share/doc/iverilog/examples/sqrt-virtex.v11.76 KB
/usr/lib64/ivl/va_math.vpi11.42 KB
/usr/include/veriuser.h11.33 KB
/usr/lib64/ivl/vhdl_sys.vpi11.31 KB
/usr/share/man/man1/iverilog.1.gz7.96 KB
/usr/share/doc/iverilog/BUGS.txt7.50 KB
/usr/include/acc_user.h7.48 KB
/usr/lib64/ivl/vpi_debug.vpi7.16 KB
/usr/lib64/ivl/null.tgt6.95 KB
/usr/share/doc/iverilog/fpga.txt6.17 KB
/usr/lib64/libvpi.a6.04 KB
/usr/share/doc/iverilog/examples/pal_reg.v4.27 KB
/usr/share/doc/iverilog/examples/sqrt.vl3.93 KB
/usr/share/doc/iverilog/examples/show_vcd.vl3.82 KB
/usr/share/doc/iverilog/xilinx-hint.txt3.74 KB
/usr/share/doc/iverilog/va_math.txt3.72 KB
/usr/share/doc/iverilog/examples/xnf_add.vl3.65 KB
/usr/bin/iverilog-vpi3.64 KB
/usr/share/doc/iverilog/examples/clbff.v3.30 KB
/usr/share/man/man1/vvp.1.gz3.05 KB
/usr/share/doc/iverilog/extensions.txt3.02 KB
/usr/share/doc/iverilog/QUICK_START.txt2.95 KB
/usr/share/doc/iverilog/attributes.txt2.84 KB
/usr/share/doc/iverilog/examples/outff.v2.76 KB
/usr/include/_pli_types.h2.45 KB
/usr/share/doc/iverilog/swift.txt2.34 KB
Component of No Buildroots