Sat, 04 May 2024 13:28:03 UTC | login

Information for RPM smartsim-1.4-15.fc33.src.rpm

ID707910
Namesmartsim
Version1.4
Release15.fc33
Epoch
Archsrc
SummaryDigital logic circuit design and simulation package
DescriptionSmartSim is a free and open source digital logic circuit design and simulation package. SmartSim lets you create complex circuits by allowing you to create your own custom components and including them in other circuits, as if they were any other built-in component. These larger circuits can then also be included in other designs as sub-components. SmartSim also offers the ability to print out or export your circuit designs to PDF, PNG, or SVG. When you have finished designing your circuit, SmartSim offers an interactive simulation feature, allowing you to control your circuit and explore inside sub-components whilst the circuit is running. SmartSim also allows you to produce logic timing diagrams from your simulation's activity, which can then be exported to PDF, PNG, and SVG formats.
Build Time2020-08-15 20:54:32 GMT
Size760.99 KB
a0317e2383476b85b65fc3ed1f6138ea
LicenseGPLv3
Buildrootf33-build-307794-57098
Provides
smartsim = 1.4-15.fc33
smartsim-debuginfo = 1.4-15.fc33
smartsim-debugsource = 1.4-15.fc33
Obsoletes No Obsoletes
Conflicts No Conflicts
Requires
ImageMagick
desktop-file-utils
gcc
gtk3-devel
librsvg2-devel
libxml2-devel
rpmlib(CompressedFileNames) <= 3.0.4-1
rpmlib(FileDigests) <= 4.6.0-1
Recommends No Recommends
Suggests No Suggests
Supplements No Supplements
Enhances No Enhances
Files
1 through 2 of 2
Name ascending sort Size
smartsim.spec4.64 KB
v1.4.tar.gz755.75 KB
Component of No Buildroots